

In re Patent Application of:  
**CROCE ET AL.**  
Serial No. **Not yet assigned**  
Filing Date: **Herewith**

---

A1  
A typical shape of the depletion regions of the two above noted junctions is illustrated in FIG. 1a where the source 14, the body region 13, and the gate are connected to a reference potential GND (i.e.,  $V_g = V_{sub} = V_s = 0$ ) and a certain VDS voltage (e.g.,  $V_{DS} = 20V$ ) is applied to the drain. Under these operating conditions, the junctions are inversely biased because of the applied VDS voltage, and the respective depletion regions extend into the drain well region down to a certain depth. By further incrementing the VDS voltage, as shown in FIG. 1b (e.g.,  $V_{DS} = 25V$  where  $V_g = V_{sub} = V_s = 0$ ), the depletion regions of the junctions between the substrate and the drain well region 12 and between the drain well region and the body region 13 merge. This completely depletes the drain well region 12, thus producing the desired RESURF condition.

Please replace the paragraph beginning at page 4, line 16, with the following rewritten paragraphs:

A2  
FIG. 2a is a cross-sectional view illustrating a traditional LDMOS structure according to the prior art;

FIG. 2b is a cross-sectional view illustrating an LDMOS structure of the invention;

Please replace the paragraph beginning at page 5, line 24, with the following rewritten paragraph:

A3  
conv  
The principles upon which the RESURF LDMOS structure of the invention are based will be better understood with reference to FIGS. 3a and 3b. The BV measurements illustrated in FIG. 3a were obtained with  $V_{ds} = 70V$  and  $V_g = V_s = V_{sub} = 0V$ , and the PT measurements illustrated in FIG. 3b were obtained with  $V_{ds} = V_g = V_s = 70V$  and  $V_{sub} = 0V$ . As shown in FIG. 3b, even if